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研发的符合 PCI标准的金融终端 SoC芯片具有重要的社会意义与经济效益。 
论文根据 PCI 安全标准的 12 大项要求，完成了用于金融终端的安全 SoC 芯









此外，论文完成了 PCI安全 SoC芯片的 FPGA原型实现与仿真。基于此原型，

































With the wide application of computers and network, the payment of card has 
become a major consumer means. However, as the payment card is of virtual nature, it 
has inevitably some security problems. Once attackers get access to users' certain 
information, they would impersonate the legal user and some illegal purposes be 
achieved. Therefore, the financial terminal equipment ask for higher demands on 
information security and confidentiality of performance. The problem of paying safely 
with the card is still being worked on. And to solve the problem, some world's major 
well-known payment card manufacturers, such as: Visa, MasterCard, American 
Express and JP Morgan Chase have jointly established the PCI  Security Standards 
Council who formulated PCI security standards. The SoC used in our country’s large 
banks, securities and other payment industry is mainly constituted with foreign chip. 
With the specialty of ‘safety’ in chip, large security chip corporations in foreign 
countries would protect their own technology and the open-source security SoC chip 
is unavailable. The using of foreign chip would not only get us controlled in 
technology, but also it’s difficult to find the chip inside the back door circuit, which 
means the security can not be guaranteed. It is of great practical significance and 
economic benefits to design a self-developed PCI Security SoC. 
The paper according to the 12 requirements of PCI, the solution plan is designed 
to handle existing security problem of paying card. The SOC use ARM's AMBA 
on-chip bus, reuse of the 32 high-performance Leon3 CPU and I2C, UART, Ethernet, 
USB, SDRAM controller, DDR2 controller, GPIO and other digital peripherals. In 
order to expand the SOC chip applications, to facilitate the security upgrade of the 
terminal device, the SOC chip in addition to containing China's banking industry 
using the DES algorithm, also integrates the AES algorithm; paper also uses 
reconfigurable technology of AES and RSA calculations were hardwareachieve, the 
designer of the terminal according to safety requirements, choose the optimal key 















anti-differential power analysis attacks circuits’ and ‘multi-master-slave SPI 
communication interface circuit’ are initially put forward and realized in the paper to 
guard against the snooping and tampering of important security datum in the two 
ways of ‘differential power analysis’ and ‘one-way outside data communication’ 
which are hard to prevent from. Experiments results show that the two circuits are 
successfully complete their purpose to stop attack from the two aforesaid ways. 
In addition, the application testing environment of PCI Security chip FPGA is 
build in this paper to simulate the real environment. Completed of U key certification 
process validation. The results show that the SOC chip can be used for POS, PIN 
PAD, keyboard and other financial terminals, has broad application prospects. 
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